

WHAT TO SEE AT DAC 2012

1	A TopTech	ASIC Layout	322
2	Oasys	Logic Synthesis	530
3	Entasys	Silicon Virtual Prototype	630
4	Blue Pearl Software	RTL Sign-Off for FPGAs	714
5	Xilinx	Silicon Virtual Prototype	730
6	VWorks	Software Virtual Prototype	802
7	Jasper	RTL Sign-Off Tools	830
8	Real Intent	RTL Sign-Off Tools	926
9	SpringSoft	Design Debug	1030
10	Synopsys	Applications Platform	1130
11	Calypto	HDL Synthesis	1226
12	ARM	Many-core Embedded Tools	1414
13	Forte	HDL Synthesis	1430
14	Duolog	Cloud Computing	1520
15	Mentor	Many-core Embedded Tools	1530
16	ICScape	Analog/ Digital IC Layout	1602
17	Axiom	Design Debug	1625
18	Docea	ESL Thermal	1702
19	Ansys - Apache	Thermal	1813
20	Vennsa	Design Debug	1901
21	IC Manage	Design Debug	1914
22	EVE	Transaction Based Emulation	1926
23	Cadence	ESL Verification	1930
24	Atrenta	Silicon Virtual Prototype	2230
25	Solido	Cloud Computing	2410
26	Breker	Intelligent Test Bench	2501
27	JEDAT	IC Custom Layout	2824

www.garysmithEDA.com

by Gary Smith & Mary Olsson

gary@garysmithEDA.com

mary@garysmithEDA.com

© 2012 Gary Smith EDA. All Rights Reserved.