Gary Smith EDA

Gary Smith EDA (GSEDA) is the leading provider of market intelligence and advisory services for the global Electronic Design Automation (EDA), Electronic System Level (ESL) design, and related technology markets.

Jan
Feb
MAR
APR
May
June
July
aug
Sept
Oct
NOV
Dec
events

Dataweek South Africa
Altium tops poll of best PCB layout tools
EE Times india
Will Mentor fight the offer of Cadence
EE Times India
Cadence's CEO Fister: Driven by ambition
EE Times India
IPL alliance creates buzz on analogue design
EE Times
Mentor bid: There will be blood
EE Times
Is Mentor's Rhines too nice for takeover battle?
EDA Confidential
Sigh, Sigh...Kiss EDAC Goodbye
SCD Source
Infineon's Jürgen Karmann on power and reliability
SCD Source
Ten 2008 trends in system and chip design
Electronicstalk
IP programme shows initiative for FPGA designers
Chip Design Magazine
Future Verification Appears Uncertain
SCD Source
Sequential equivalence checker supports C synthesis tools
SIGDA
"Can We Still Keep The Faith?"
DACeZine
vol.3 / issue 5
Semiconductor International
Semiconductor Experts Cautious in 2008
SCD Source
EDA applications move to parallel computing
SCD Source
Virtual platforms - a reality check, part 2
SCD Source
Ten 2008 trends in system and chip design
SCD Source
Imperas preps multicore virtual platform tools
ACM/SIGDA
event coverage

SCD Source
Analog experts call for new methodologies
Electronicstalk
Acceleration technology uses graphics processors
Fox Business
Synfora Joins Xilinx ESL Initiative Ecosystem
EDN
Mentor adds verification intelligence to Questa platform
EE Times
Mentor raises SoC verification intelligence
Market Wire
Mentor Graphics Delivers Breakthrough in Verification Intelligence
EE Times
PCB tool vendors reference chart
EarthTimes.org
Don't Miss Cooley's Troublemakers Panel at DVCon 2008 Next Week
EDN
Where's the ROI in DFM?
SCD Source
Is DFM a vitamin or a cure?
EDN
IC verification key: 'Do it step by step, don't cut corners'
EE Times
EDA startup offers 'elastic clocks' as cure for variability
EE Times
Putting the system in electronic system design
Market Wire
Is U.S. Chip Industry on Fast Track to Innovation?
Semiconductor International
2008 Economic Forecast: Fairly Unpredictable
EE Times
Putting the system in electronic system design
DesignCon 2008
Breker Verification Systems to Speak Out on Coverage-Driven

Business Wire
The MathWorks Expands Product Portfolio for Electronic System
ESL Design
EDA Design How-To | Engineering Articles on EDA Tools
DAC Newletter
Gary Smith EDA believes that at least some of the difficulties associated with automating analog design lie in a general ...
DATE 08 Exhibition Prog
Gary Smith EDA, USA 4. Matthias Voigt, General Manager of Electronics Europe Engineering Group, NEC, Germany ...
Technorati
Discussion about “Micrologic Releases nanoRV
Embedded Computing
DATE'08-Europe's must-attend event for the semiconductorand ...
EDA geek
DATE 2008 Features Panel on Concurrency in a Multiprocessor World
Audio DesignLine
EDA Reference Chart: PCB design tools | Audio DesignLine
Semiconductor
Gauda, Inc. Announces Breakthrough for Accelerating OPC and ...
SCDsource
Gary Smith EDA has identified the rewriting of tools for parallel computing as the issue with the "largest ...
SCDsource
Gary Smith EDA said that Titan is "very ambitious, copying the productivity capabilities of the ASIC layout ..
EETimes
Patent resolution removes cloud over Magma
EETimes
Gauda accelerates OPC verification
Gauda, Inc.
Gauda, Inc. Announces Breakthrough for Accelerating OPC and ...
Electronics Talk
Acceleration technology uses graphics processors: News from Gauda
Telecom market news
Third Multicore Expo U.S. Set for April 1 - 3 ...
Silobreaker: Ning
All Our Charts Point Up And To The Right
Reuters
Synfora Joins Xilinx ESL Initiative Ecosystem
DSP DesignLine
DSP Tools, Software, and RTOSs
EDA cafe
First 4 weeks of Shock & Awe … then DVCon ...
Electronic Design Process 2008 Symposium
Advance Program
SCDsource
What's interesting about Gauda
SCDsource
Gary Smith EDA has identified the rewriting of tools for parallel computing as the issue with the "largest ...
GlobalSpec
Reference chart for Printed Circuit Board (PCB) design tools
synopsysoc.org
Analog Insights » Blog Archive » More “black magic” mumbo jumbo ...
portal.acm.org
What's the next EDA driver?
Business Wire
DATE Panel on Concurrency in Multiprocessor World Features Imperas

Business Wire
Synplicity Launches ReadyIP Program: The Industry’s First Universal, Secure IP Flow for FPGA Implementation
FOXBusiness - USA
Springsoft and Novas Agree to Merge

Solid State Technology
Mentor Graphics + Ponte: "End of the DFM dream"
SCDsource
Nusym promises high coverage with 'intelligent verification'
BusinessWire
45th Design Automation Conference Panels Cover Industry’s Varied

SCD Source
How TI copes with IC design complexity
SCD Source
Gary Smith dispels EDA "fear, uncertainty, doubt"
SCD Source
Ciranova offers automated analog placement
Dataweek South Africa
Altium tops poll of best PCB layout tools
EE Times india
Will Mentor fight the offer of Cadence
EE Times India
Cadence's CEO Fister: Driven by ambition
EE Times India
IPL alliance creates buzz on analogue design
EE Times
Mentor bid: There will be blood
EE Times
Is Mentor's Rhines too nice for takeover battle?
Electronic News
EDA leader Cadence wants to buy Mentor for $1.6B
EDN
Cadence stalks Mentor: a possible explanation
San Jose Mercury News
Cadence Goes Public With Mentor Bid
EETimes
Mentor says Cadence offer too low
EETimes Asia
IPL Alliance's 'interoperable' ref flow puts pressure on Cadence
SCD Source
Cadence's Mentor takeover bid challenges EDA industry
EDA Consortium
Full Disclosure Blues Band
EETimes
Analyst: Cadence/Mentor merger "a bad idea"
electronic design
Editorial Video from DAC
EDACafe
DAC 2008 Trepidation to Triumph
EETimes
Multithreading threatens to unravel beyond 45 nm
EETimes Europe
EDA still software-challenged
EETimes
Group's "interoperable" analog flow turns up heat on Cadence
SCD Source
Panelists give ESL signoff a reality check
IT Business Net
Duolog Technologies Pioneers I/O Fabric Generator for Complex SoC Designs
EETimes
TSMC's 32-nm DFM model aims to unify design flow
Duolog Technologies
Duolog Technologies Pioneers I/O Fabric Generator for Complex SoC Designs
EETimes
Video: Gary Smith talks EDA at DAC
DAC News
DAC: Around EDA in Six Days
SCDsource
Ten top technology developments to see at DAC
SCDsource - News Bytes
John Cooley has published his annual "must see list"
SCDsource
SpringSoft acquisitions build new global EDA vendor
SCDsource
IEEE 'e' language update shows continuing momentum
The Earth Times
DAFCA and Denali Software Announce Collaboration to Expand FlashPoint Platform Integration Features
SCD Source
How TI copes with IC design complexity

EDA Cafe
The Summer of Our Discontent: War Games in EDA
SCD Source
Cadence claims 'next generation' high-level synthesis
New Electronics
In Good Shape

IC Design & Verification Journal
A New Analog Golden Age?
EDN
Electronic-system-level design: Is there fire beneath the smoke?
Techon NIKKEI
Gary Smith Review
EDN
Electronic-system-level design: Is there fire beneath the smoke?
EE Times India
Magma faces tough market conditions

EE Times India
Magma faces tough market conditions
EE Times
Magma: a mirror on EDA
EE Times India
Synopsys officially enters analog/mixed-signal EDA market
EDA DesignLine
Magma: a mirror on EDA

The Street
Cadence Design Looks to Rebuild Leadership
EE Times
Analysis: With Fister gone, Cadence layoff may be next
Digital Daily
Cadence Leadership Released into Wild
EE Times Europe
Comment: Is Fister's resignation a pain or relief?

EE Times India
Fister's resignation: Pain or relief?
Embedded.com
Software as a service in EDA:Part 2

EE Times
Analyst sees minimal EDA growth in '09
ChipDesignMag.com
The ESL Conundrum
Deepchip
With Gary Smith's warning, what should replace SoC Encounter?
EE Times
Analysis: Did Cadence hit rock bottom?

Jan. 19-22 2009

ASP-DAC 2009
14th Asia and South Pacific Design Automation Conference
Jun 8 | Anaheim Hilton
California Ballroom

7:00 PM - 10:00 PM

DAC
45th DAC General Chair's Reception
Jun 9 | Booth #364

9:30 AM - 10:30 AM

DAC
Gary Smith on EDA: Trends and What's Hot at DAC
Jun 10 | 210CD

J4:30 PM - 6:00 PM

DAC
PANEL: ESL Hand-off: Fact or EDA Fiction?
Jun 11 | booth 2334

12:30 PM - 1:30 PM

DAC
ChipVision panel
Feb 6
8:45 - 9:25 am

DesignCon 2008
Refining or re-defining the Analog Design Sign-Off Flow
Mar 12
1:30 - 2:30 pm

Date
Concerrency in a Multi Processor World
Apr 1-3

2008 Multicore Expo U
Third Multicore Expo U.S. Set for April 1-3 in Santa Clara

News & Events Archives - 2007 | 2008

join mailing list

join joke list

© 2008 Gary Smith EDA. All Rights Reserved. | Terms of Use | Privacy Policy